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Abstract: In this paper, 22nm FDSOI MOSFET having Modified Source/Drain with Dual Gate has been analyzed. This
device, not only provides higher ON current but it has also a lower leakage current in order of pA. With the help of Dual
Gate (DG) electrical characteristics and Short Channel Effects improved. Analysis parameters like Drain Induced Barrier
Lowering (DIBL), Subthreshold Swing, Threshold roll-off, Carrier Concentration, Gate to drain Capacitance, Gate to
Source Capacitance, cut-off frequency, Conduction and Valence Band Banding are analyzed using high-k spacers.
Keywords: FDSOI MOSFET, modified Source/Drain, intrinsic gain, trans-conductance, cut-off frequency.

1. Introduction
To improve the efficiency of transistors in accordance with
the scaling of device is becoming challenging for
manufacturers and researchers. Manufacturing cost is also a
very important factor in the electronics industry with
performance, and as ITRS shows that technology changing
within the decade. And due to scaling of devices structure
complexity arise, and various types of Short Channel
effects (SCEs) come into existence like Drain induced
barrier lowering (DIBL), Threshold Voltage roll-off,
Subthreshold swing lowering, Gate induced barrier
lowering (GIBL) and leakage currents [1-4]. R.Carter et al.
shows how the 22nm FDSOI technology can be used for
different applications like RF, Mobile and Internet-ofThings (IOT) [5]. It also reduces the device complexity
compared to FinFET 14/16nm technologies. Yamada et al.
proposed channel engineering [6], Nilesh et al. came up
with modified source engineering [7], work function
difference engineering brought up by Sandeep et al. [8].
Pradhan et al. explains the impact of high-k dielectric on
RF and analog application. Gate stack method reduces gatetunneling current and provides better electrical performance
to some extent [9]. Nowadays analog and RF are the fields
where research is required and different parametric analysis
like intrinsic gain, noise figure and cut-off frequency has to
be done [10-15].
To encounter all the issues related to the scaling, we have
proposed 22nm Modified Source/Drain Dual Gate FDSOI

MOSFET. Advantage of FDSOI is well known, i.e. high
switching ratio, higher drive current, low leakage, low
power application, high trans-conductance and higher Ion to
Ioff ratio [16]. Current research is now a mixer of analog
and digital so to fulfill the requirement, the device should
perform under analog domain also. Moreover, the analog
trans-conductance, cut-off frequency, and intrinsic gain are
the parameters to analyze. Mishra et al. proposed the
modified source FDSOI at 50 nm to enhance the
performance of the device in terms of higher drive current,
high switching ratio and low leakage current [17]. Y.S.
Chauhan et al. has explained physical insight, how
substrate can affect the frequency behavior on transconductance in ultra-thin body FDSOI MOS devices [18].
Himanshu et al. has introduced both drain and source
engineering [19-20], Narendra et al. has proposed
asymmetric design using epitaxial source double gate
MOSFET [21].

2. Device Structure and Specifications
Device structure is shown in Figure 1. This device is taken
in symmetrical dimensions to moderate design complexity.
Malviya et al. has proposed a similar structure using 50nm
and 22nm gate length [22-23]. Source and Drain, both are
engineered with two different doping profiles. The upper
part of both regions is highly doped with 2x1020/cm3 and
lower part of the region is doped with 1x1018/cm3. In the
device dual gates are used for a better channel control and
to achieve a higher drive current. Channel is 22 nm long,
and oxide thickness tox is varied from 2nm to 1nm. Gate
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metal engineering, with different work function ɸ(s)
between 4.1-4.7 eV, is used to find different threshold
voltages Vth and subthreshold swing (SS). With Different
structures, different high-k dielectrics as SiO2, Si3N4,
Al2O3, HfO2 and TiO2 are used and shown in table 2. Highk dielectric increases the gate capacitance and reduces the
leakage current which enhances the drive current. Table 3
shows the different work function gate metals that can be
used to control the hot carrier effect and Vt roll-off. All of
the different gate materials are used with the common highk dielectric TiO2. Device thickness is also kept on 1 nm.
Drain potential is set to 0.8V with variable gate potential
from 0-0.8V, according to international technology road
map of semiconductor (ITRS) for 22 nm gate length [24].
Thickness variation is also done with a higher work
function metal gate because oxide thickness is also a big
challenge with the scaling of the device, and below 2 nm it
can increase the power consumption due to tunneling.
(a)

9.
10.

Silicon film thickness
Silicon Substrate

Table 2. Dielectric constants for
dielectrics.
S. N.
Device Dielectric
Material
1.
D1
SiO2
2.
D2
Si3N4
3.
D3
Al2O3
4.
D4
HfO2
5.
D5
ZrO2
6.
D6
TiO2

12nm
5nm
different high-k
Dielectric
Constant
3.9
7.5
10
30
50
80

Table 3. Work function variation with constant oxide
thickness and dielectric constant.
S. N.
Device Gate Work Function
Oxide
1.
D7
4.35
TiO2
2.
D8
4.5
TiO2
3.
D9
4.7
TiO2

3. Result Analysis

(b)

Figure 1. (a) Device structure of the proposed device with
oxide thickness (tox) = 1 nm, channel length (L) = 22nm,
drain and source Side N+ doping=1020 cm-3 and N- doping =
1017 cm-3, (b) DG-MOSFET [9].
Table 1. Device Specification for the proposed device.
S. N.
Parameters
MSMD
22nm FDSOI
1.
Gate length
22nm
2.
Tox
1nm
3.
Substrate doping
1e16 cm-3
4.
Source region doping n+
1e20 cm-3
5.
Source region doping n1e17 cm-3
6.
Drain region doping
1e20 cm-3
7.
Work function of Gate
4.77eV
8.
Gate voltage
1.1 volts
© 2020 NSP
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For the device to work as a good amplifier, its gain should
be higher, and to work as a fast switching device, its ion to
ioff ration should be large. And with this device, we have
achieved better results for both cases. The device with two
different biasing potential, VDS=0.1V and VDS=0.8V, have
been analysed. In the device, we used 6 different high-k
dielectrics and named all the devices from D1 to D6, and all
of the different device characteristics are compared to
obtain a suitable operating condition in all conditions. D7,
D8 and D9 devices are analysed at different work function,
and corresponding threshold voltage variation is observed.
Analog and RF performance are valued for the device D6,
because device D6 has, comparatively, better ion and ioff
currents and I-V characteristics, so we have chosen D6 for
the parametric analysis. Figure 2 is a I-V characteristic
between drain current and gate to source voltage (VGS).
Drain current is defined in logarithmic values on y-axis and
gate voltage is on x-axis. As we increase the dielectric
constant the value of Drain Current, i.e., drive current is
increasing and on other hand the off current i.e. leakage
current is decreasing also. Figure 3 shows the I-V
characteristic between Drain Current and Drain Voltage
(VDS) at different gate biasing voltages VGS=0.4V,
VGS=0.6V and VGS=0.8V. When the gate voltage is below
the threshold voltage then device is in the off state, and no
current flows, and as the gate voltage increases to 0.8 the
device becomes on, and the current starts flowing from
drain to source. Figure 4 is a comparison between
subthreshold slop of different devices at different dielectric
constants. Form the graph, it is clear that the Subthreshold
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Figure 4. Subthreshold slop with different high-k
dielectrics at VDS=0.8V.
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Figure 2. Drain current to gate voltage I-V characteristics
with different dielectrics at VDS=0.8 and tox=1nm.
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Drain Current
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Subthreshold Slop

Slop (SS) for high-k dielectric is less then low-k dielectric
constant material. For TiO2, it is minimum, and for SiO2, it
is maximum. Subthreshold is an important parameter in the
short channel effects, and minimum Subthreshold cannot be
less than 60mV/decade, and it is given by the equation 1
[25]. Subthreshold should be minimal fast turn off and turn
on of the device [25]. Device 1(b) has a VDD=1V, and the
high-k used is Ta2O5.
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1E-6
1E-7
1E-8
1E-9

Vg=0.4
Vg=0.6
Vg=0.8

1E-10

Threshold Voltage is a cut off voltage for the device from
where the device starts operating. Figure 5 is a comparison
of the threshold voltages (Vth) at different values of
dielectric constant. From the graph, it is clear that there is
not a significant effect on threshold voltage of the proposed
device, and it is approximately constant though the device
variation. All the threshold voltages are calculated on the
same biasing conditions, VDS=0.8V. Leakage current, i.e.,
off state current (Ioff) is shown in Figure 6 and Drive
current, i.e., on current (Ion) is measured in ampere at the
saturation of the device, and shown in Figure 7. Both
graphs are compared for all devices, and it is found that for
the larger values of dielectric constant, not only the on
current is increasing, but also the off current is decreasing
simultaneously. The lowest value of leakage current is in
the order of pA for D6, it means that the leakage current is
reduced at a large scale, as compared to D1. For any
switching device, its Ion to Ioff ratio should be large as much
as possible, and it is shown in Figure 8 at VDS=0.8V. In the
proposed structures, device D1 has lowest value of a ratio,
and as we move to higher value of dielectric then the ratio
increases and for the device D6, it is at maximum, and it is
2e109.

1E-11
0.0

0.2

0.4

0.6

0.8

Drain Voltage

Figure 3. Drain current and drain voltage characteristics at
VGS=0.4, VGS=0.6 and VGS=0.8V.

© 2020 NSP
Natural Sciences Publishing Cor.

188

A. K. Malviya et al.: Analog and RF Performance …
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2.00E+009

Ion to Ioff Ratio

Threshold Voltage
1.50E+009
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Threshold Voltage

0.68

0.67
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Figure 5. Threshold voltage under different high-k
dielectrics at VDS=0.8V.
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Figure 6. Off current under different high-k dielectrics at
VDS=0.8V.
0.0012

On Current

On Current

0.0010

0.0008

0.0006

0.0004

0.0002

0.0000
D1

D2

D3

D4

D5

D6

Devices

Figure 7. On current under different high-k dielectrics at
VDS=0.8V.
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Figure 8. On current to Off current ratio under different
high-k dielectrics at VDS=0.8V.
Trans-conductance (gm) is a parameter that defines how
much the output current changes with respect to the input
voltage that is expressed in equation 2, and they are
compared in Figure 9. From D1 to D6, it increases by
increasing the gate voltage VGS. For D1, it shows less
change in the output current with a change in input voltage,
but it is the maximum in case of D6. Output transconductance (gd) is defined by equation 3. It is nothing but
the variation of output current id with the output voltage
VDS, and it is compared for the device D6 at VDS=0.4V,
VDS=0.6V and VDS=0.8V in Figure 10. As we move to
higher values of VDS, it increases because, then only the
device that starts conducting before threshold voltage it is
in the off state. Both gm and gd describe the analog
performance of the device. For a larger value of gain Av, the
trans-conductance gm should be large as shown in equation
(4) [25]. Figure 11 is an energy band distribution at drain
voltage VDS=0.1V. In the off state device, band structure, as
shown is similar to what we expect. There is not much
difference in the energy levels of the source to drain side.
Band gap Eg found for the proposed device, at VDS=0.1V, is
1.1 eV. For VDS=0.8V, the energy band structure is shown
in Figure 12. When we apply the drain potential, the
conduction band level shifts towards the valence band
energy level, and electrons, get sufficient amount of energy
to cross the barrier, and the drain current starts increasing.
At some value of the VDS, the conduction band level, gets
in front of the valence band level and electrons get
tunnelled to the drain side. And above that, the level device
enters into the degenerated field. Figure 11 is an energy
band distribution at drain voltage VDS=0.1V. In the off state
device, band structure, as shown, is similar to what we
expect. There is not much difference in the energy levels of
the source to drain side. Band gap Eg found for the
proposed device, at VDS=0.1V, is 1.1 eV. For VDS=0.8V,
the energy band structure is shown in Figure 12. When we
apply the drain potential, the conduction band level shifts
towards the valence band energy level, at electrons get
sufficient amount of energy to cross the barrier and the
drain current starts increasing. At some value of VDS, the
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0.0012

D1
D2
D3
D4
D5
D6

TransConductance

0.0010
0.0008
0.0006

Parameters are Drain Voltage (VDS)=0.1V, oxide thickness
(tox)=1nm, high-k=tio2 and channel length (L)=22nm.
0.0
-0.2
-0.4

Energy Band at Vds=0.8V

conduction band level gets in front of the valence band
level and electrons get tunnelled to the drain side. And
above that, the level device enters into the degenerated
field. Due to electric field E, electrons experience some
force and get aliened in the opposite direction of the electric
field and starts moving with a velocity.
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-0.6

Valence Band Energy
Conduction Band Energy

-0.8
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0.00
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0.8

Gate Voltage

Figure 9. Trans-conductance, gm(S) under different high-k
dielectrics at VDS=0.8V.

0.03

0.04

0.05

Figure 12. Energy bandgap comparison of valance band
and conduction band from end to end of the device. Other
parameters are drain voltage (VDS) =0.8V, oxide thickness
(tox) =1nm, High-k=TiO2 and channel length (L) =22nm.
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Electric Field at Vds=0.8V
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0
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Decice Length in µm
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Drain Voltage

Figure 10. Output Transconductance, gd (S) under different
high-k dielectrics, other parameters are oxide thickness
(tox)=1nm, High-k=TiO2 and L=22nm at VDS=0.8V.

Figure 13. Electric field comparison at different drain bias
potential (VDS) from end to end of the device. Other
parameters are oxide thickness (tox)=1nm, High-k=TiO2 and
channel length (L)=22nm.
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0.0

Electron Concentration in cm-3

20.3

-0.2

Energy Band at Vds=0.1V
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Figure 11. energy bad gap comparison of valance band and
conduction band from end to end of device. Other
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Figure 14. Electron concentration of the proposed device
from end to end of the channel. Other parameters are Drain
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Voltage (VDS) =0.1V, oxide thickness (tox) =1nm, highk=tio2 and channel length (L) =22nm.
10

voltage is shown in Figure 15 at VGS=0.8V. As we increase
the value of drain voltage VDS, the value of early voltage
increases and at saturation level it reaches 10V.
3.50E-015

Gate to Source Capacitance CGS

Early Voltage VEA

6

4

2

0
0.0

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

Drain Voltage

Figure 15. Early voltage (VEA) as a function of Drain
Voltage (VDS). Other Parameters are VDS=0.8V, Oxide
thickness (tox)=1nm, High-k=TiO2 and channel length
(L)=22nm.
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0.8

Gate Voltage

Figure 17.1 Gate to source capacitance (CGS) with the
variation of gate to source voltage (vgs) of proposed device.
Other Parameters are Drain Voltage (VDS) =0.8V, Oxide
Thickness (tox) =1nm, High-k=TiO2 and channel length (L)
=22nm.
0.7

8.00E-016

Threshold Voltage

0.6

6.00E-016

Threshold Voltage

Gate to Drain Capacitance CGD

D1
D2
D3
D4
D5
D6

Early Voltage at Vds=0.8V

8

4.00E-016

2.00E-016

0.5

0.4

0.3

0.0

0.2

0.4

0.6

0.8

Gate Voltage

Figure 16. Gate to drain Capacitance (CGD) with the
variation of gate to source voltage (VGS) of the proposed
device. Other parameters are drain voltage (VDS)=0.8V,
oxide thickness (tox)=1nm, High-k=TiO2 and channel length
(L)=22nm.
Same electric field is shown in the figure 13 at two
different biasing conditions VDS=0.1V and VDS=0.8V.
When the device is not on, then the electric field is at a
constant level throughout the channel, and as the device
gets in the saturation state, the electric field starts
decreasing, as we are moving towards the drain region.
How electron is distributed along the channel is shown in
Figure 14. Electron concentration in cm-3 at VDS=0.1V and
VDS=0.8V for the device D6 is compared, and it is clear that
the concentration of electrons in the off state is less in the
channel, and at on state, electron concentration is increased
due to the formation of an inversion layer at higher VDS
biasing. Early voltage (VEA) is a parameter used in the
analysis of analog performance of the device. It is nothing
but the ratio of the drain current Id to the output
conductance gd as shown in the equation (5). For the lower
values of gd, higher is the ratio. Variation of VEA vs drain
© 2020 NSP
Natural Sciences Publishing Cor.

0.2
D7

D8

D9

Device

Figure 18.2 Threshold voltage vth variation of devices with
the change in the gate metal work function at tox=1nm
VDS=0.8V.
Table 4. Analog and RF performance at tox=1nm, highk=TiO2, VDS=0.8V, VGS=0.8V, channel length=22nm, DGMOSFET at VDS=0.5, L=22nm, high-k=Ta2O5.
RF
MSMD DG
DG MOSFET
Parameters
FDSOI 22nm
22nm[9]
Gain AV (dB)
36.44
32.984
gm(mS)
7.9
2.95
gd(mS)
0.12
0.06
TGF(V-1)
35.68
34.148
fT (GHz)
3.02
3.86
CGS(fF)
3.3
0.905
CGD(fF)
1.2
0.502
VEA(V)
9.85
7.069
GFP(Hz)
10.9x1012
12.4x1012
TFP(Hz)
2.17x1012
3.43x1012
12
GTFP(Hz)
79.07x10
58x1012
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Capacitances gate to drain CGD and gate to source CGS in F
is shown in Figure 16 and 17, respectively. Gate to drain
capacitance is constant with the increase in the gate voltage
VGS. It is compared for D1 to D6 different devices at
different higk-k. From Figure 16, it is clear that the gate to
drain capacitance for the higher value of dielectric is at
maximum and increases with high-k. Figure 17 is a
comparison of the gate to source capacitance. Until the
device is in the off-state, it is constant and as it crosses the
threshold, level gate to source capacitance increases with
the gate voltage. For device D1 (k=3.9), it is at maximum
and increases with the dielectric constant, as shown in the
figure. General expression for the capacitance (C) is given
by equation (6) [25].
𝑔5 = 𝜕𝑖8 /𝜕𝑉;<

(2)

𝑔8 = 𝜕𝑖8 /𝜕𝑉=<

(3)

𝐴? = 𝑔5 /𝑔8

(4)

𝑉@A = 𝑖8 /𝑔8

(5)

𝐶 = (𝐴 ∗ 𝜀E )/𝑑

(6)

Cut − off frequency (fT ) = WX(Y

UV

(7)

Z[ \YZ] )

𝐺ain Frequency Product(GFP) = gain ∗ fT
Trans − conductance Product(TFP) =

UV
h]

(8)
∗ fT

(9)

Gain Trans − conductance Product(GTFP) = Aj ∗ TFP
(10)
Transconductance generation factor(TGF) =

UV
h]

(11)

Analog and RF analysis on different parameters like gain
Av, gm, gd, cut-off frequency (equation 7), gate to source
capacitance CGS, gate to drain capacitance CGD, early
voltage VEA, gain frequency product GFP (equation 8),
trans-conductance frequency product TFP (equation 9),
gain trans-conductance frequency product GTFP (equation
10) and trans-conductance generation factor TGF
(equation11) are included in Table 4 [25].

4. Conclusions
For the optimization of the proposed device, different highk dielectric constants are used in the devices D1 to D6.
Threshold voltage variation with work function is shown in
the devices D7, D8 and D9. As we decrease the work
function, the threshold voltage Vth decreases consequently.
D6 has 669.7% more drive current, leakage current is
reduced to 87.57% and Ion to Ioff ratio is increased compared
to device D1. Compared to the device DG MOSFET [9],
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analog and RF performance of MSMD DG FDSOI is
analogous. Some parameters like Gain, Early Voltage,
trans-conductance generation factor, and gain transconductance frequency product has high values, as
compared to DG MOSFET [9]. Cut-off frequency and
trans-conductance frequency product are lower than DG
MOSFET [9]. Trans-conductance generation factor is also
close to the ideal value, i.e., 40V-1 for 60mv/decade
subthreshold slope. Subthreshold slope of D6 is also better
than the devices. Work function can control the threshold
voltage and we can lower the threshold voltage by
increasing the value of work function, as shown in Figure
18. We can also use high-k gate stack to achieve more
control over the channel and short channel effects. So in the
proposed devices, D6 could be the best option for the
design of analog and RF circuits.
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